Invidious
Log in

17:09

10's Complement || 2's Complement || r's Complement || Formula for r's Complement || DLCO || STLD ||

DIVVELA SRINIVASA RAO

Shared 3 years ago

902 views

14:26

9's Complement || 1's Complement || (r-1)'s Complement || DLD || DLCO || STLD || Digital Electronics

DIVVELA SRINIVASA RAO

Shared 3 years ago

718 views

15:52

Infix to Postfix using Stack || Infix to Postfix Conversion || Infix to Postfix Algorithm || DS

DIVVELA SRINIVASA RAO

Shared 1 year ago

98 views

31:34

Fixed Point Representation || Signed Binary Numbers || Sign Magnitude Representation || Complement

DIVVELA SRINIVASA RAO

Shared 2 years ago

5.5K views

36:50

Von Neumann Architecture || Stored Program Concept in Computer Architecture || CO || CA | COA | DLCO

DIVVELA SRINIVASA RAO

Shared 3 months ago

155 views

12:09

Boolean Algebra Laws || Rules of Boolean Algebra || Laws of Boolean Algebra || STLD || DLD || DLCO

DIVVELA SRINIVASA RAO

Shared 6 years ago

9.1K views

20:40

Infix to Postfix using Stack || Infix to Postfix Conversion || Infix to Postfix Algorithm || DS

DIVVELA SRINIVASA RAO

Shared 1 year ago

124 views

37:03

Full Adder || Full Adder Circuit || What is Full Addder || Full Adder Implementation || DLD || STLD

DIVVELA SRINIVASA RAO

Shared 7 years ago

9K views

9:40

AND Gate || AND Gate Truth Table || AND Gate logic Diagram || Logic Gates || DLD || STLD || DLCO ||

DIVVELA SRINIVASA RAO

Shared 6 years ago

1.7K views

21:16

3*8 DECODER || 3 TO 8 DECODER || 3:8 DECODER || 3 LINE TO 8 LINE DECODER || DLD || STLD ||

DIVVELA SRINIVASA RAO

Shared 5 years ago

15K views

32:17

Floating Point Representation (IEEE 754) || Single Precision Format || Double Precision Format ||

DIVVELA SRINIVASA RAO

Shared 2 years ago

7.8K views

22:17

Half Adder || Half Adder Circuit || What is Half Adder || Half Adder Implementation || DLD || STLD

DIVVELA SRINIVASA RAO

Shared 7 years ago

12K views

14:32

DECODER || 4*16 DECODER || 4 TO 16 DECODER || 4:16 DECODER || 4X16 DECODER || DLD || STLD || DLCO

DIVVELA SRINIVASA RAO

Shared 5 years ago

34K views

26:03

Full Subtractor || Full Subtractor Circuit (Logic) Diagram || What is Full Subtractor || DLD || DLCO

DIVVELA SRINIVASA RAO

Shared 5 years ago

1.6K views

1:37:00

Decimal to Binary, Octal, Hexadecimal Conversions || Number Conversions || DLD || STLD || DLCO ||

DIVVELA SRINIVASA RAO

Shared 3 years ago

1.3K views

21:50

Combinational Circuits || Sequential Circuits || Combinational Circuits Vs Sequential Circuits ||

DIVVELA SRINIVASA RAO

Shared 5 years ago

2K views

20:23

B-Tree || Introduction to B-Tree || B-Tree Properties || Example for B-Tree || B Tree of Order 3 ||

DIVVELA SRINIVASA RAO

Shared 6 years ago

4.9K views

30:07

AVL Tree for the Strings || AVL Tree Insertion || Construct AVL Tree for the Strings || DS || ADS

DIVVELA SRINIVASA RAO

Shared 10 months ago

412 views

32:37

Max Heap Insertion and Deletion || Max Heap || Max Heap Insertion || Max Heap Deletion || DS || ADS

DIVVELA SRINIVASA RAO

Shared 11 months ago

506 views

57:35

Binary to Decimal, Octal, Hexadecimal Conversions || Number Conversions || DLD || STLD || DLCO ||

DIVVELA SRINIVASA RAO

Shared 3 years ago

1.2K views

21:11

Infix to Postfix using Stack || Infix to Postfix Conversion || Infix to Postfix Algorithm || DS

DIVVELA SRINIVASA RAO

Shared 1 year ago

133 views

39:42

Octal to Binary, Decimal, Hexadecimal Conversions || Number Conversions || DLD || STLD || DLCO ||

DIVVELA SRINIVASA RAO

Shared 3 years ago

805 views

27:28

B-Tree of Order 4 || B-Tree Insertion of Order 4 | Insertion of Elements into the B-Tree of Order 4

DIVVELA SRINIVASA RAO

Shared 6 years ago

10K views

19:29

Depth First Search || DFS || Graph Traversal Techniques || Algorithm for DFS || DMS || ADS || DS ||

DIVVELA SRINIVASA RAO

Shared 6 years ago

4.4K views

1:10:41

Max Heap Insertion and Deletion || Max Heap || Max Heap Insertion || Max Heap Deletion || DS || ADS

DIVVELA SRINIVASA RAO

Shared 10 months ago

315 views

10:00

Articulation Point || Cut Point || Cut Vertex || Biconnected Graph || Biconnected Components || ADS

DIVVELA SRINIVASA RAO

Shared 7 years ago

14K views

10:53

XOR Gate || XOR Gate Truth Table || XOR Gate logic Diagram || Logic Gates || DLD || STLD || DLCO

DIVVELA SRINIVASA RAO

Shared 6 years ago

761 views

1:57:17

0/1 Knapsack Problem Using FIFO Branch and Bound ( FIFOBB ) || 0/1 Knapsack Problem || DAA ||| ADSA

DIVVELA SRINIVASA RAO

Shared 7 months ago

492 views

19:35

Implementing 4*16 Decoder using 2*4 Decoder || Construction of 4 * 16 Decoder using 2 * 4 Decoders

DIVVELA SRINIVASA RAO

Shared 5 years ago

16K views

6:26

Decimal Number System || Number Systems || Types of Number Systems || Binary Number || DLCO || DLD

DIVVELA SRINIVASA RAO

Shared 6 years ago

872 views

24:47

(Program) Balancing Symbols using Stack || Balanced Parentheses using Stack || Applications of Stack

DIVVELA SRINIVASA RAO

Shared 1 year ago

101 views

59:07

AVL Tree Insertion || Construct AVL Tree for the Elements 7,14,2,5,10,33,56,30,15,25,66,70,4 || DS

DIVVELA SRINIVASA RAO

Shared 11 months ago

610 views

41:32

AVL Tree for the Months || AVL Tree Insertion || Construct AVL Tree for the Months || DS || ADS

DIVVELA SRINIVASA RAO

Shared 10 months ago

4.8K views

10:14

Hexadecimal Number System || Number Systems || Types of Number Systems || Binary Number || DLCO ||

DIVVELA SRINIVASA RAO

Shared 6 years ago

563 views

2:00

Sattenapalli TDP Legal Cell General Secretary Divvela Srinivasa Rao Sankranthi Wishes to Big TV

BIG TV Guntur

Shared 2 years ago

50 views

19:41

Implementing 3*8 Decoder using 2*4 Decoder || Construction of 3 * 8 Decoder using Two 2 * 4 Decoders

DIVVELA SRINIVASA RAO

Shared 5 years ago

9.8K views

Source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Donate Current version: 2026.02.07-118d635 @ (HEAD detached at v2.20260207.0) ( v2.20260207.0 )